						SI	HEET 1	OF	
INFORMATION			ATTORNEY'S		кт No.	APPLICATION NO.			
						Unassigned			
DIS	SCLOSURE	- 1	26615	APPLICANT(S) Shibly S. Ahr	ned et al.				
CITATION			PAIGHT IRAIGHALROFFICE	FILING DATE		GROUP			
					Unassigned				
	PTO-1449			July 8, 2003					
			U.S. PATENT DOCU	MENTS			19.34		
EXAMINER'S							FILII		
INITIALS	PATENT NO.	DATE	NAMI	<u> </u>	CLASS	SUBCLASS	DA	TE	
			- 	<u> </u>					
	 		+			ļ	ļ		
					1				
				_					
			11						
		To September 1		10 Tell 47 et 2 let		144		ed for vals	
		₹a FC	REIGN PATENT DO	CUMENTS		* * * * * * * * * * * * * * * * * * * *			
EXAMINER'S	DATENTALO DATE		COUNTRY		01.400	0,100,100	Transl		
INITIALS	PATENT NO.	DATE	COUNT	<u>RY</u>	CLASS	SUBCLASS	Yes	No	
				_	ļ <u> </u>	<u> </u>			
				-		 	-	 	
		_							
	OTHER DOCU	MENTS (Including Author, Tit	le. Date∴Perti	nent Pag	es: Etc.)			
17.0	Digh Hisamoto et al., "FinFET-A Self-Aligned Double-Gate MOSFET Scalable to 20 nm,"								
	IEEE Transactions on Electron Devices, Vol. 47, No. 12, December 2000, pages 2320-								
	2325.								
	Yang-Kyu Choi et al., "Sub-20nm CMOS FinFET Technologies," 2001 IEEE, IEDM, pages								
 	Xuejue Huang et al., "Sub-50 nm P-Channel FinFET," IEEE Transactions on Electron								
		Devices, Vol. 48, No. 5, May 2001, pages 880-886.							
1.			b 50-nm FinFET: PN		EE, IEDN	1, pages 67-	70.		
- \N \\	 							ron	
	Yang-Kyu Choi et al., "Nanoscale CMOS Spacer FinFET for the Terabit Era," IEEE Electron								

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant(s).

DATE CONSIDERED

Device Letters, Vol. 23, No. 1, January 2002, pages 25-27.

EXAMINER